Sample and Hold (S/H)

Sample and Hold (S/H)

- "Sample and Hold" is often referred to as "Track and hold" (T/H)
 - ◆ Identical in both function & circuit implementation in most cases
 - Only distinction: How they are used in the system
 - S/H: Samples the input for a short time and stays in the hold mode for the remainder of the cycle
 - T/H: Spends most of the time tracking the input and is switched into the hold mode for only brief interval
 - In general: These two terms are used interchangeably

Necessary components in many data-acquisition systems such as A/D converters

Performance Parameters of S/Hs

- Sampling pedestal or a hold step
 - Error that occurs each time a sample and hold goes from sample mode to hold mode
 - During this change in operation, there is always a small error in the voltage being held that makes it different from the input voltage at the time of sampling.
 - ◆ Obviously, this error should be as small as possible. Perhaps more importantly, this error should be signal independent; otherwise it can introduce nonlinear distortion.
- How isolated the sampled signal is from the input signal during hold mode
 - Ideally, the output voltage will no longer be affected by changes in the input voltage
 - ◆ In reality, there is always some signal feedthrough, usually through parasitic capacitive coupling from the input to the output. In welldesigned sample and holds, this signal feedthrough can be greatly minimized.

Performance Parameters of S/Hs (Cont.)

- The speed at which a sample and hold can track an input signal, when in sample mode.
 - ◆ In this mode, a sample and hold will have both small-signal and large-signal limitations due to its -3dB bandwidth and finite slew rate, respectively.
 - ◆ Both the -3dB bandwidth and slew rate should be maximized for high-speed operation.
- Droop rate in hold mode
 - Somewhat less important in high-speed designs
 - ◆ This error is a slow change in output voltage, when in hold mode, caused by effects such as leakage currents due to capacitor leakage and reverse-biased junctions.
 - ◆ In most CMOS designs using advanced processes, this droop rate is so small and can often be ignored with high S/H frequency.

Performance Parameters of S/Hs (Cont.)

- Aperture jitter or aperture uncertainty
 - Result of the effective sampling time changing from one sampling instance to the next
 - More pronounced for high-speed signals. Specifically, when high-speed signals are being sampled, the input signal changes rapidly, resulting in small amounts of aperture uncertainty causing the held voltage to be significantly different from the ideal held voltage.
- Other parameters such as
 - ◆ Dynamic range
 - ◆ Linearity
 - Gain error
 - Offset error
 - Etc.

Testing S/Hs

Beat test, a popular method for testing S/Hs

Output signal with frequency Δf Spectrum analyzer $V_{in} = A_{in} \sin[2\pi(f_{smpl} + \Delta f)t]$ Beat frequency f_{smpl} A/D and computer


Sampling signal with sampling frequency f_{smpl}

Where the S/H is operating at it's maximum sampling frequency

- Only a relatively low-frequency output signal must be monitored.
- The ideal sinusoidal wave at the beat frequency is subtracted from the measured signal. The error signal is then analyzed for RMS content and spectral components using FFT (Fast Fourier Transform).

Testing S/Hs (Cont.)

Example waveforms for the above test setup




MOS S/H Basics

- Two error sources due to switch
 - a. Channel charge-injection
 - b. Clock feedthrough where a is usually larger than b.







- ◆ When Vin is above 0V, the true sampling time is earlier than the ideal sampling time.
- When Vin is less than 0V, the true sampling time is late.

 ϕ_{clk}

Methods for Minimizing Signal-Dependent Switch Error

Replace n-channel switches by CMOS transmission gates.

◆ Transistor turn-off times are signal dependent and this signal dependence causes the n-channel transistor to turn off at different times than the p-channel transistor.

- ◆ PMOS and NMOS have different amount of channel charges, e.g., when V_{in} is closer to V_{DD}, the charge from the p-channel transistor is greater than that from the n-channel transistor
- Add a dummy switch (better with fast clock)
 - When clock waveforms are fast, this technique usually can minimize the hold pedestal to less than about one-fifth the value it would have without it.
 - ◆ The clock of Q₂ changes slightly after that of Q₁. This guarantees that the cancelling charge of Q₂ can't escape through Q₁.

Methods for Minimizing Signal-Dependent Switch Error(Cont.)

- Include an OPAMP in a feedback loop of a S/H
 - ♦ High input impedance


adding two additional

transistors, Q_2 and Q_3 .

- ♦ The speed of operation can be seriously degraded due to the necessity of guaranteeing that the loop is stable when it is closed.
- ◆ When in hold mode, the OPAMP is open loop, resulting in its output almost certainly saturating at one of the power supply voltages.
- ♦ When the S/H goes back into track mode, it will take some time for the OPAMP output to slew back to its correct closed-loop value. This slewing time can be greatly minimized by


Methods for Minimizing Signal-Dependent Switch Error(Cont.)

- A feedback S/H with a Miller capacitor as a holding capacitor.
 - ◆ The voltages on both sides of switch Q₁ are very nearly signal independent.
 - Charge injection results in just a dc offset and will be signal independent.
 - ◆ The use of Q₂ greatly speeds up the time it takes the S/H to return to track mode. The use of Q₂ also greatly minimizes signal feedthrough when the S/H is in hold mode.
 - ◆ There are two OPAMPs in the loop. ⇒ Speed is degraded.




Methods for Minimizing Signal-Dependent Switch Error(Cont.)

- A feedback S/H with clock-feedthrough cancellation circuitry
 - ◆ To match charge injection by introducing C_{hld}' (=C_{hld})
 - ◆ The major limitation is a second-order effect caused by a mismatch in impedance levels at the left of Q₁ and the bottom of Q₂.



Modern SC sampling circuit for signal-independent sampling in IC




CMOS Multiplier Circuit

CMOS differential pair can be employed in a multiplier circuit [1][2]

Assume: Ma, Mb are identical in saturation region, the drain current is given by $I_{\rm D} = k(V_{\rm GS} - V_{\rm TH})^2$ we have $\begin{cases} I_{Ma} + I_{Mb} = I_{SS} & v_{i} \\ I_{Ma} = k(V_{X} + 0.5v_{i})^{2} & V_{CM} - 0.5v_{i} \end{cases}$ $I_{Mb} = k(V_{X} - 0.5v_{i})^{2}$ where $V_x = V_{CM} - V_S - V_{TH}$ $\Rightarrow I_{Ma} = \frac{I_{SS}}{2} + \frac{kv_i}{2} \sqrt{\frac{2I_{SS}}{k} - v_i^2}, \quad I_{Mb} = \frac{I_{SS}}{2} - \frac{kv_i}{2} \sqrt{\frac{2I_{SS}}{k} - v_i^2} \quad ----- (1)$ $\Rightarrow \Delta I = I_{Ma} - I_{Mb} = k v_i \sqrt{\frac{2I_{SS}}{L} - v_i^2}$

CMOS Multiplier Circuit (Cont.)

- This MOS version of Gilbert's six-transistor cell is the basic multiplier.
- v_x and v_y can be made positive or negative: Four-quadrant multiplier



CMOS Multiplier Circuit (Cont.)

lacktriangle Define: input signal v_x and v_y , the output current $I_{out} = I_7 - I_8$

$$\Rightarrow I_{out} = I_7 - I_8 = (I_{M3} + I_{M5}) - (I_{M4} + I_{M6}) = (I_{M3} - I_{M4}) - (I_{M6} - I_{M5})$$

◆ Refer to 8-13, equation (1)

$$\Rightarrow I_{M1} = \frac{I_{SS}}{2} + \frac{kv_y}{2} \sqrt{\frac{2I_{SS}}{k} - v_y^2} , \quad I_{M2} = \frac{I_{SS}}{2} - \frac{kv_y}{2} \sqrt{\frac{2I_{SS}}{k} - v_y^2}$$

◆ Refer to 8-13, equation (2) and assuming v_x is sufficient small

$$\Rightarrow I_{M3} - I_{M4} = kv_{x} \sqrt{\frac{I_{SS}}{k} + v_{y} \sqrt{\frac{2I_{SS}}{k} - v_{y}^{2}} - v_{x}^{2}} = kv_{x} \sqrt{(\sqrt{\frac{I_{SS}}{k} - \frac{v_{y}^{2}}{2}} + \frac{v_{y}}{\sqrt{2}})^{2}}$$

$$\Rightarrow I_{M6} - I_{M5} = kv_{x} \sqrt{\frac{I_{SS}}{k} - v_{y} \sqrt{\frac{2I_{SS}}{k} - v_{y}^{2}} - v_{x}^{2}} = kv_{x} \sqrt{(\sqrt{\frac{I_{SS}}{k} - \frac{v_{y}^{2}}{2}} - \frac{v_{y}}{\sqrt{2}})^{2}}$$

$$\Rightarrow I_{\text{out}} = (I_{\text{M3}} - I_{\text{M4}}) - (I_{\text{M6}} - I_{\text{M5}}) = \sqrt{2}kv_{x}v_{y}$$

References:

[1]J. N. Babanezhad and G. C. Temes, "A 20-V four-quadrant CMOS analog multiplier", *IEEE J. Solid-State Circuits*, vol. SC-20, pp.1158-1168, Dec. 1985.

[2]Gunhee Han and Edgar Sanchez-Sinencio, "CMOS Transconductance Multipliers: A Tutorial", *IEEE Trans. Circuit Syst. II*, vol. 45, pp.1550-1563, Dec. 1998.

Voltage and Current References

- Circuits that yield a precise DC voltage or current independent of external influences are called voltage references(V_{ref}) or current references (I_{ref})
- Two major specs on V_{ref} and I_{ref}
 - ◆ Temperature Coefficient
 - Power Supply Sensitivity

Power Supply Sensitivity of V_{ref}/I_{ref}

• The sensitivity of V_{ref} to change in a power supply V_{xx} (V_{DD} or GND) is given as:

$$\begin{split} S_{\mathrm{Vxx}}^{\mathrm{Vref}} &= \lim_{\Delta \mathrm{Vxx} \to 0} \frac{\Delta V_{\mathrm{REF}} / V_{\mathrm{REF}}}{\Delta V_{\mathrm{XX}} / V_{\mathrm{XX}}} \\ &= \frac{V_{\mathrm{XX}}}{V_{\mathrm{REF}}} \bigg(\frac{\partial V_{\mathrm{REF}}}{\partial V_{\mathrm{XX}}} \bigg) \end{split}$$

• Once $S_{Vxx}^{V_{REF}}$ is known, we obtain

$$\frac{\Delta V_{\text{REF}}}{V_{\text{REF}}} \approx S_{v_{\text{XX}}}^{V_{\text{REF}}} \left(\frac{\Delta V_{\text{XX}}}{V_{\text{XX}}} \right)$$

 \bullet Besides, S_{Vxx}^{Iref} and $\frac{\Delta I_{REF}}{\Delta V_{xx}}$ can be similarly obtained

Temperature Coefficient of V_{REF}/I_{REF}

•
$$TC(V_{REF}) = \frac{1}{V_{REF}} \frac{\partial V_{REF}}{\partial T} = \frac{1}{T} S_{T}^{V_{REF}}; \quad TC(I_{REF}) = \frac{1}{I_{REF}} \frac{\partial I_{REF}}{\partial T} = \frac{1}{T} S_{T}^{I_{REF}}$$

- Examples(resistor divider):
 - ♦ Voltage Sensitivity

$$V_{\text{REF}} = V_{\text{XX}} \left(\frac{R_2}{R_1 + R_2} \right) \Longrightarrow S_{\text{VXX}}^{\text{VREF}} = \frac{V_{\text{XX}}}{V_{\text{REF}}} \frac{\partial V_{\text{REF}}}{\partial V_{\text{XX}}} = 1$$

◆ Temperature Coefficient

$$TC(V_{REF}) = \frac{1}{V_{REF}} \frac{\partial V_{REF}}{\partial T} = \frac{V_{XX}}{V_{REF}} \left[\frac{\partial}{\partial T} \left(\frac{R_2}{R_1 + R_2} \right) \right]$$

$$= \frac{V_{XX}}{V_{REF}} \left[\frac{1}{R_1 + R_2} \frac{\partial R_2}{\partial T} + R_2 \frac{-1}{(R_1 + R_2)^2} \left(\frac{\partial R_1}{\partial T} + \frac{\partial R_2}{\partial T} \right) \right]$$

$$= \frac{V_{XX}}{V_{REF}} \frac{R_1 R_2}{(R_1 + R_2)^2} \left(\frac{1}{R_2} \frac{\partial R_2}{\partial T} - \frac{1}{R_1} \frac{\partial R_1}{\partial T} \right)$$

If $TC(R_1)=TC(R_2)$, then $TC(V_{REF})=0$

 V_{XX}

Supply Independent Current Source

Neglecting base current


$$I_{\text{REF}} = V_{\text{BE1}}/R_2 = \left(V_t/R_2\right) ln \left(I_{\text{IN}}/I_{\text{S1}}\right)$$

$$I_{IN} \approx (V_{CC} - 2V_{BE})/R_1$$

$$\begin{split} S_{\text{Vcc}}^{\text{Iref}} &= \frac{V_{\text{CC}}}{I_{\text{REF}}} \frac{\partial I_{\text{REF}}}{\partial V_{\text{CC}}} \\ &\approx \frac{V_{\text{CC}}}{I_{\text{REF}}} \frac{V_{t}}{R_{2}} \frac{R_{1}I_{\text{S1}}}{V_{\text{CC}} - 2V_{\text{BE}}} \frac{1}{R_{1}I_{\text{S1}}} \end{split}$$

Assuming V_{CC}>>2V_{BE}

$$\Rightarrow S_{\text{Vcc}}^{\text{Iref}} \approx \frac{V_{\text{t}}}{\text{Iref}R_{2}}$$



Reducing TC(V_{REF}) by using the combination of Breakdown diode and pn diode

 Breakdown diodes and pn junction diodes(or transistor connected diodes) have opposite temperature coefficients.

$$V_{REF} = \frac{R_2}{R_1 + R_2} (V_Z - 3V_{BE}) + V_{BE}$$


$$= \left(\frac{R_2}{R_1 + R_2}\right) V_Z - 2 \left(\frac{R_2}{R_1 + R_2}\right) V_{BE} + \frac{R_1}{R_1 + R_2} V_{BE}$$

• Let $\frac{\partial V_{REF}}{\partial T} = 0$, then

$$\frac{\frac{\partial V_z}{\partial T}}{\frac{\partial V_{BE}}{\partial T}} = 2 - \frac{R_1}{R_2}$$


Assuming
$$\frac{\partial Vz}{\partial T} \approx 3mV^{o}C^{-1}$$
 and $\frac{\partial V_{BE}}{\partial T} \approx -2mV^{o}C^{-1}$

then
$$\frac{R_1}{R_2} = 3.5$$
 and $V_{REF} \approx 1.4V$



Bandgap Voltage Reference

Model



Rough calculation
 V has a temperature coefficient

 V_{BE} has a temperature coefficient of –2 mV/°C at room temperature V_{T} has a temperature coefficient of 0.085 mV/°C $V_{REF} = V_{BE} + GV_{T}$

• Assuming $V_{BF}=0.65V$, then $G=23.5 \& V_{RFF}=1.26V =>TC=0$

Bandgap Voltage Reference (Cont.)

- The most popular approach to realize voltage reference for CMOS and bipolar ICs
- Cancelling the negative temperature dependence of a pn junction with a positive temperature dependence from a PTAT(proportional-toabsolute-temperature) circuit
- Accurate calculation A forward-biased base-emitter junction of a bipolar transistor has an I-V relationship given by $I_C = I_s e^{qV_{BE}/kT}$

where I_s is the transistor scale (reverse saturation) current and, although not shown, has a strong dependence on temperature.

Writing the base-emitter voltage as a function of collector current and temperature, it can be shown that [Brugler, 1967; Tsividis, 1980]

$$V_{\text{BE}}\left(T\right) = V_{\text{GO}}\left(1 - \frac{T}{T_0}\right) + V_{\text{BEO}}\frac{T}{T_0} + \frac{mkT}{q}\ln\left(\frac{T_0}{T}\right) + \frac{kT}{q}\ln\left(\frac{J_{\text{C}}}{J_{\text{CO}}}\right)$$

Bandgap Voltage Reference(Cont.)

Here, V_{G0} is the bandgap voltage of silicon extrapolated to $0^{\circ}k$ (approximately 1.206V), k is Boltzmann's constant, and m is a temperature constant approximately equal to 2.3. Also, J_{C} and T are the collector current density and temperature, respectively, while the subscript 0 designates an appropriate quantity at a reference temperature, T_{0} .


Specifically, J_{C0} is the collector current density at the reference temperature, T_0 , whereas J_C is the collector current density at the true temperature, T_0 , whereas V_{BE0} is the junction voltage at the reference temperature, T_0 , whereas V_{BE} is the base-emitter junction voltage at the true temperature, T_0 .

$$V_{ref}(T) = V_{BE}(T) + GV_{T}$$


$$= V_{G0} + (m-1)\frac{kT}{q}\left(1 + \ln\frac{T_{0}}{T}\right)$$

if G is properly taken

Bandgap Voltage Reference(Cont.)



Bipolar Bandgap Voltage Reference




$$\begin{split} &\frac{I_{2}}{I_{1}} = \frac{I_{S1}}{I_{S3}} & - & \text{ } \text{ } \text{ } \\ &I_{1} = I_{S4} e^{V_{BE4}/V_{t}} \text{ and } I_{2} = I_{S2} e^{V_{BE2}/V_{t}} \\ &-V_{BE2} = & -V_{BE4} + V_{R1} \\ &From \text{ } \text{ } \text{ } \text{ } \\ &\frac{I_{2}}{I_{1}} = \frac{I_{S1}}{I_{S3}} = \frac{I_{S2} exp\left(\frac{-V_{BE4} + V_{R1}}{V_{t}}\right)}{I_{S4} exp\left(\frac{-V_{BE4}}{V_{t}}\right)} = \frac{I_{S2}}{I_{S4}} exp\left(\frac{V_{R1}}{V_{t}}\right) \\ \Rightarrow &V_{R1} = V_{t} ln \frac{I_{S1}I_{S4}}{I_{S2}I_{S3}} \\ &V_{REF} = V_{BE} + I_{E}R_{2} = V_{BE} + I_{1} \frac{I_{S6}}{I_{S3}} R_{2} = V_{BE} + \frac{V_{R1}}{R_{1}} \frac{I_{S6}}{I_{S3}} R_{2} \\ &= V_{BE} + \left(\frac{R_{2}}{R_{1}}\right) \left(\frac{I_{S6}}{I_{S2}}\right) V_{t} \times ln \left(\frac{I_{S1}I_{S4}}{I_{S2}I_{S2}}\right) \end{split}$$

- Operational principle:
 - ◆ Initial loop gain > 1
 - ◆ Equilibrium is achieved when loop gain is reduced to 1 by V_{R1} across R


CMOS Bandgap Voltage Reference in Weak Inversion

Weak inversion (I-V is similar to bipolar)



where $V_t = \frac{kT}{q}$ and V_{Th} is threshold voltage

Parasitic bipolar transistor is needed.(Example with N-well process)



CMOS Bandgap Voltage Reference in Weak Inversion (Cont.)

A CMOS bandgap voltage reference operating in weak inversion

$$\begin{split} I_{DS} &= \frac{W}{L} I_{D0} exp(V_{eff}/nV_t)(1 - exp~(-V_{DS}/nV_t)) \\ If~V_{DS} \gg V_t ~~\Rightarrow I_{DS} \approx \left(\frac{W}{L}\right) I_{D0} exp\left(-\frac{V_{BS}}{nV_t} + \frac{V_{BS}}{V_t} + \frac{V_{GS}-V_{Th}}{nV_t}\right) = \left(\frac{W}{L}\right) I_{D0} exp\left(\frac{V_{GB}-V_{Th}}{nV_t} + \frac{V_{BS}}{V_t}\right) \\ & I_1 \approx \left(\frac{W}{L}\right)_{M2} I_{D0} exp\left(\frac{V_{GB2}-V_{Th}}{nV_t} + \frac{V_{BS2}}{V_t}\right) \\ & I_1 \approx \left(\frac{W}{L}\right)_{M4} I_{D0} exp\left(\frac{V_{GB4}-V_{Th}}{nV_t} + \frac{V_{BS4}}{V_t}\right) \\ & If~ channel~ length \\ & modulation \\ & effect~ is~ ignored \\ Let~\left(\frac{W}{L}\right) = S \\ & \Rightarrow \frac{I_2}{I_1} = \frac{S_1}{S_3} = \frac{S_2 I_{D0} exp\left(\frac{V_{GB2}-V_{Th}}{nV_t} + \frac{V_{BS2}}{V_t}\right)}{S_4 I_{D0} exp\left(\frac{V_{GB4}-V_{Th}}{nV_t} + \frac{V_{BS4}}{V_t}\right)} \\ & \Rightarrow V_{R1} = -V_{BS4} = V_t ln\left(\frac{S_1 S_4}{S_2 S_3}\right) \\ & \Rightarrow V_{REF} = V_{BE} + \left(\frac{R_2}{R_1}\right) \left(\frac{S_6}{S_3}\right) V_t ln\left(\frac{S_1 S_4}{S_2 S_3}\right) \end{split}$$

- - M₂ and M₄ must be in weak inversion
 - Leakage currents must be minimized
 - Large output resistance of the devices for good current mirrors. Using long channel or various mirrors presented before.